DGFinSAL: A New Low Power Adiabatic FinFET-Based Logic Family for DPA-Resistant Applications

Abstract

In this paper, a novel low power, adiabatic, DPA-resistant logic family based on double-gate FinFET transistors is presented. Internet-of-Things devices have gained many applications in all aspects of human life. Therefore, the security and energy efficiency of such device is very important. Radio-frequency identification tags and wireless sensor networks use AES modules to encrypt secret information. Attackers have successfully tampered these modules using differential power analysis (DPA) attacks. Therefore, DPA-resistant circuits with high immunity are desirable. The proposed logic circuit family has been simulated using HSPICE and PTM 20 nm technology parameters. Simulation results show that the proposed logic circuits consume lower power up to 40% in comparison with the previous designs. Furthermore, the security of the proposed logic is evaluated using an 8-bit SBOX as a test bench circuit. It has been shown that the proposed design is immune to a DPA, through simulated attacks using Cadence Virtuoso and MATLAB software.