Abstract
This paper presents a step-by-step sequence of operations for dynamic performance testing of a high-speed analog-to-digital converter (ADC) using on-chip digital de-multiplexing and clock distribution. Demultiplexed digital outputs are post processed and fed into a computer-aided ADC performance characterization tool. The methodology described reduces test costs and overcomes many test hardware limitations. The problems of high sampling rate ADC testing are described. As our focus is on RF communication system applications, we emphasize the measurement of inter-modulation distortion (IMD) and effective resolution bandwidth (ERB). As Fourier analysis is an important component of characterization, we address the issue of automated sample window adjustment to eliminate leakage and false spur generation. A 6-bit 800 MSamples/s dual channel SiGe based ADC is used as a target example.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.