Abstract
A proposed hybrid multilevel inverter topology is derived from the multiple-transformer inverter topology by integrating the flying capacitor asymmetric H-Bridge inverter into the multiple-transformer inverter topology to improve the performance of a multilevel inverter. The Proposed hybrid multilevel inverter topology reduces amount of THD in the output voltage of the multilevel inverter by increasing the number of output voltage levels of the multilevel inverter and reduces the amount of power losses in the power semiconductor switches by using appropriate power semiconductor switches in different switching conditions. The performance of the proposed hybrid multilevel inverter is verified through simulation of the proposed hybrid multilevel inverter topology and comparison of the result from the simulation of the hybrid multilevel inverter topology with the result from the simulation of other multilevel inverter topologies.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have