Abstract
This paper presents a common readout system for the development of the pixel detectors at the HIRFL. The readout system consists of the front-end cards (FEC) and the common data acquisition unit (CDAU). The FEC reads data from the customized detector boards and sends it to the CDAU through the high-speed optical fiber link. To reduce the risk of radiation-induced failures, the Flash-based Microsemi Smartfusion2 FPGA SOC has been chosen as the main FPGA on the FEC. The CDAU receives data from the FECs, processes the data and ships the data to the data computer through the PCIe interface. This paper will discuss the design, implementation and first test results of this readout system.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
