Abstract

AbstractIn this paper, the authors describe symbolic model checking for real‐time systems based on approximation. It is important to determine how to reduce the increase in verification cost due to timed‐state processing during symbolic model checking of a real‐time system. Verification techniques that use a set of approximate states instead of exact timed states in a reachability analysis of a real‐time system have been proposed to increase the effect in reducing the verification cost. Therefore, the authors propose a symbolic model checking technique for real‐time systems that uses a set of approximate states. The verification algorithm calculates the set of approximate states by performing fixpoint calculations based on an approximation corresponding to a computation tree logic (CTL) formula. The authors implemented the proposed algorithm and compared it with existing real‐time symbolic model checkers. They obtained results showing that the proposed technique is effective for verifying a large‐scale system that includes many clock variables. © 2004 Wiley Periodicals, Inc. Syst Comp Jpn, 35(10): 83–101, 2004; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/scj.10565

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.