Abstract
This paper investigates the challenges and opportunities of designing analog and RF integrated circuits to operate from ultra-low supply voltages. Solutions ranging from exploiting the 4 terminals of a MOS device or the threshold voltage dependence on length, to the use of circuit topologies that require only stacks of two devices are discussed. The realization of full analog and RF system functions operating from ultra-low voltages is demonstrated and the enabling architecture modifications are introduced. The techniques and results presented in this paper aim to enable ultra-low voltage analog and RF circuits both in the context of relatively large threshold voltages, e.g., |VT|=VDD, as well as lower threshold voltages.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
