Abstract
The brushless DC (BLDC) motors have become the common choice in low power, high speed, high accuracy applications and this imposed the need for efficient and low cost motor control drives. In this paper, a design method for a digital controller implemented in a low cost field programmable gate array (FPGA) is presented. The design is done by schematic capture and Simulink block diagram capture. The developed design is validated in a modular fashion by Simulink-HDL (hardware description language) co-simulation and experimental results are provided. The main contribution is the presented controller design method for FPGA implementation, with special emphasis on simulation validation and FPGA debugging tools usage for signals extraction and analysis.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
