Abstract
Asynchronous FIFOs had become an important block in the new system designs. High speed IOs elasticity buffers, interfacing with system components like processor and memory and in general data transfers between two un-correlated clock domains are example of applications that needs asynchronous FIFOs. This paper presents the design and simulation of an asynchronous FIFO that is paramterizable in data interface width and memory depth. The FIFO flag thresholds are re-configurable at run time and are using a modular design approach in its implementation and in interfacing with other system components.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
