Abstract

This paper proposes a design methodology for ultra-low-power CMOS radiofrequency (RF) transceivers building blocks. The key parameters of this methodology are the inversion coefficient of CMOS transistor and the extracted equations of passives components introduced in the architecture of the RF building block. The approach of proposed methodology consists of a trade-off between the power consumption and the others RF parameters such as gain, linearity, noise and bandwidth. Two analog RF design examples have been studied in details in order to clarify the design flow and effectiveness of the proposed methodology. A down-conversion mixer and a voltage-controlled oscillator have been implemented in CMOS technology; the obtained results have been compared to others of the state of the art.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.