Abstract

The design of a massively parallel processing system IPU (integrated parallel processing unit) is described. It is a two-dimensional mesh-connected parallel processing array operated in SIMD (single instruction, multiple data) fashion and attached to a host computer. The IPU array is implemented with 64 systolic VLSI (very-large-scale integration) chips each of which consists of four processing elements. A hardware interface that acts as a bridge between host computer and the IPU array has also been designed. A high-level programming language environment for designing the parallel program to run on this array is provided. Several applications are discussed. Some experimental results on the execution speed of the IPU system are reported. >

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.