Abstract
Tests that detect transistor stuck-open (TSOP) faults independent of timing skews in input changes may not exist for all TSOP faults in CMOS complex gates. A new design method is presented which does not require any extra hardware or test inputs to improve the testability of a CMOS complex gate.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
