Abstract
A VMM-based verification platform has been implemented and applied to Yak SoC in this paper. The whole verification environment uses the SystemVerilog language, and the simulation tool adopted is Synopsys VCS-MX200606. The verification IP and SystemVerilog assertions help to heighten the performance of the platform. The verification results indicate that design errors of timing and anti-protocols have been exactly checked out with 100% verification coverage. The proposed platform, possessing fine configurability, flexibility and high performance, can be reused in similar verifications of other design1.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
