Abstract
To solve the problem of large capacity and high speed storage requirement in PCI high-speed data acquisition system (HDAS), a scheme of utilizing FPGA to realize the timing-logical control for the synchronous DRAM (SDRAM), which is used as a data memory, is proposed. After analyzing the structural features of the SDRAM, the idea of design for SDRAM controller with Verilog HDL is given in detail. In the mean time, the FIFO technique is especially employed to solve the problem that SDRAM accessed by computer through PCI bus. Lastly, the correctness of the design is proved by the corresponding timing simulation.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
