Abstract
This paper describes a parallel signal processing system architecture for Super High Definition (SHD) image processing. A new communication processor called Dataway Processor has been developed to achieve high speed inter-processor communication and image data transfer. A prototype system, consisting of a 32-node processing engine, an SHD image display interface, and an ATM network interface, is currently under development.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
