Abstract
As scaling of technology decreases and reduces the feature size leads to an increase in the number of Intellectual Property cores and functional blocks in a System on Chip. A Network on Chip (NoC) is the new paradigm to handle overheads of intercommunication among Processing Elements (PEs). A typical switch consists of a total of five I/O ports, including four directional ports and one local port for efficient data transfer between the source PE and destination PE. The structure of the crossbar switch is realized with Code Division Multiple Access recently. Routing algorithm defined that the way data how transferred from the source to destination through intermediate routers. The scheduling algorithm resolves the arbitration among the ports in NoC router.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.