Abstract
In this paper, we present low phase noise and low power of the modified current-reused VCOs for 10GHz application. Three chips are implemented by the standard 0.18μm CMOS process. The improvement of the VCOs' three chips is described step by step.The traditional current-reused circuit with a wide tuning range of 17.2% is presented in the first chip. It has a phase noise-118dBc/Hz at 1MHz offset and 5mW core power dissipation with a voltage supply under 1.5V. The performance of FOM is as high as −191.8dBc/Hz. Extra NMOS cross-coupled pairs inside the traditional current-reused circuit in the second chip is proposed to speed up the oscillation and stability. The phase noise is −106.19dBc/Hz and the core power dissipation is 3mW with a voltage supply under 1.5V. For the third chip, two dc level shifters are adopted to improve the symmetry of the output signal and to decrease noise interference. The phase noise and core power are -106.9dBc/Hz and 2.88mW, respectively. It also has a high performance of FOM with −182.4dBc/Hz.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
