Abstract
The demand for electronic devices has increased due to continuous change in technology and its parameters. Low-Drop-Out [LDO] voltage regulator is utilised for power management and avoids unstable voltage in many electronicapplications.In this present investigation, a comprehensive characterization of a LDO in Complementary metal oxide semi-conductor technology [CMOS] is simulated using mentor graphics tool. The error amplifier of the low-drop-out voltage employed using 7 transistors for current mirroring technique. To manage the voltage differential, a pass transistor is created in a similar way utilising PMOS. Resistors and capacitors are passive components used in feedback network circuits and to reduce output voltage volatility, respectively. The suggested circuit achieves 140 mV of dropout voltage with a constant voltage of 1.6 V with a supply voltage range of 2 to 4.2 V and 4.16 mW of power consumption..
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
