Abstract

This paper presents the design of dynamic CMOS PLA for high speed and low power VLSI circuit applications. The design has been carried out based on NOR function. The PLA has been implemented to realize 3 input logic functions using MOS transistor having channel length of 150nm . The circuit is simulated with the help of T-SPICE tools. According to ITRS currently VLSI circuits are designed at power supply voltage (VDD) of ≤ 1 V. In this paper the PLA has been simulated at VDD of 1 V. However the overall power consumption and gate delay of the circuit has been reported for the VDD from 0.5-1.2 V. The power consumption and gate delay of the order of nW and PS respectively. Compared to recent literature in the relevant area our work presented in this paper is also meet the high speed and low power VLSI circuit applications.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.