Abstract

A design of high performance and area-efficient XOR and XNOR logic gates based on memristors is proposed, which consuming only 3 memristor cells and 3 clock cycles, 4 memristor cells and 4 clock cycles, respectively. The input of the gates is applied by voltage, and the output is presented as resistance value of the output cell. The proposed gates are MOS-less, and can be integrated into the 3D crossbar memristor array.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.