Abstract
Interleaver description of parity-check matrix is proposed for the design of high-performance low-density parity-check (LDPC) codes. Based on the S-random interleaver and the dividable S-random interleaver used in turbo codes, two classes of LDPC codes, the g-random codes and the g-random structured codes, are proposed to improve the performance in the waterfall region and slow down the onset of the error floor.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callSimilar Papers
More From: Electronics Letters
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
