Abstract
A high precision FIR digital filter is achieved based on CSD code. The characteristic of CSD coding is described and the structure of the FIR filter based on time division multiplex is given. FIR filter coefficients is generated by fadtool of MATLAB . The digital filter module is designed by Verilog HDL and simulated under QUARTUS II and MATLAB environment. The results show that the design can improve the accuracy of data acquisition significantly and reduce the use of FPGA resource.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
