Abstract

This paper reports a System-on-Chip (SoC) architecture design for the DC-biased optical OFDM (DCO-OFDM) Visible Light Communication (VLC) transceiver. The proposed SoC comprises several Digital Signal Processing (DSP) blocks, i.e., Fast Fourier Transform (FFT), Convolutional Encoder (CE), Viterbi Decoder, Quadrature Phase-Shift Keying (QPSK) Modulator/Demodulator, Interleaver/Deinterleaver, and Synchronizer. System was designed through the combination of two Intellectual Property (IP) types: designing IP from the scratch (custom-based IP) and employing available core accelerator IP served by the third party, which is Xilinx library (reuse-based IP). All DSP blocks were targeted for the FPGA development board (Xilinx Zynq SoC 7000), then combined with the ARM microprocessor. In this study, ARM microprocessors were used for various tasks, i.e., scheduling process, on-chip memory as a temporary data storage function, Analog-to-Digital Converter (A/D), Digital-to-Analog Converter (D/A), and Ethernet module as communication medium between SoCs and personal computer (PC). Testing was carried out on the Register Transfer Level (RTL) for hardware (H/W) and software (S/W) models implemented on ARM microprocessors. The system performances were measured through the point-to-point data communication scenarios between a PC transmitter and PC receiver. A 77 kbps of data communication speed and 2.9 ms of data processing latency were obtained using 100 MHz clock speed. The VLC on-chip was successfully demonstrated in RTL phase. This system is suitable for a low-rate communication system application, generally for joint VLC and Internet-things (IoT) technology, (then called as VLC/IoT).

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call