Abstract
Presently design of a linear and wide range voltage controlled oscillator for analog and mixed mode signal applications with lesser design cycle time is a challenging work for Electronics Engineers. Band Gap reference voltage source is required, since the power supply noise is one of the important factors that affect the PLL noise performance. This paper describes the new design technique of the Band Gap Reference Current Starved Voltage Controlled Oscillator (BG-CSVCO) circuit to reduce power supply noise for PLL application. The BG-CSVCO circuit is designed and simulated using 0.18μm CMOS Technology. The BG-CSVCO has frequency range from 1.59 MHz to 2.87 GHz for the tuning range 0.2V to 1.8V and power consumption is 1.336mW. The supply voltage VDD is 1.8V.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.