Abstract
This paper presents a high drivability of full adder with less area and power consumption. This GDI based full adder is implemented by using both gate diffusion input (GDI) technique and pass transistor logic that leads to be a reduced area and power. To reducing the static power, ultralow power diode (ULPD) is used. The leakage current of this diode lies within the range of pA. The comparison has been done between existing systems like CMOS, CPL and hybrid full adders with proposed full adder. All full adders are designed with gpdk 0.18 um in Cadence Virtuoso schematic, and simulations are done in a Spectre Simulator.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
