Abstract
This paper describes a new all-digital phase locked loop (ADPLL). The proposed ADPLL contains a frequency offset estimator and a phase-error estimator. Thereby, it can provide both large lock-in range and good tracking performance. Furthermore, it does not suffer severely from the phase jitter due to the quantization effect of the numerically controlled oscillator. In addition to some mathematical performance analysis, various simulation and experimental results are also presented to illuminate further the practical use and the excellent performance of the proposed ADPLL.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.