Abstract
The paper discusses the application of VLSI technology to implement the functions of TSG of a radar system using VHDL with behavioral model, as the HDL and targeting it to a FPGA. The TSG is the heart of radar application to generate timing and control signals to operate radar in different phases like detection, tracking and acquisition, and hold mode. The advantage of TSG design with FPGA is that TSG unit assembly gets mounted into a single chip, parallel processing is done and changes at the hardware are possible through programming from remote without consumption of time and money.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
