Design of a Robust Multi-Channel Timing Recovery System With Imperfect Channel State Information for 10GBASE-T

Abstract

The interdependence among multiple channels and the interaction between timing and equalization loops bring new challenges to the design of a multi-channel symbol timing recovery (STR) system for 10GBASE-T. In addition, the nonlinear Tomlinson-Harashima precoding (THP) technique used in the 10GBASE-T system is vulnerable to the imperfect channel state information (CSI). In this paper, we address the problem of timing inaccuracy caused by imperfect CSI and the problem of extracting correct timing information in the presence of channel-interdependence and loop-interaction for 10GBASE-T. This paper proposes a novel averaged-sampling-phase (ASP) hybrid STR scheme, which aligns the sampling clock phase of a single phase-locked loop (PLL) with an average value of the timing information provided by each wire pair so that the impact of the noisy timing information resulting from the imperfect CSI and the timing jitter of the single PLL is reduced. Moreover, a three-phase timing recovery strategy based on our architecture is also designed to correctly extract the timing information and effectively mitigate the loop-interaction. Simulation results demonstrate that the proposed multi-channel STR provides a complete loop-timed solution for 10GBASE-T and achieves a superior performance over conventional approaches in terms of robustness and timing jitter.