Abstract
In this paper, we discuss the VLSI design of a logarithmic amplifier (LA) for wide dynamic range and high sensitivity radar systems. In general, an LA consists of an input stage, a logarithmic stage, and an output stage. In order to give a much wider dynamic range and a higher speed than the conventional LA, a new type of two-step linear limiting architecture is proposed in the logarithmic stage. Two kinds of simple attenuators, designed with resistors, and a 30 dB middle amplifier are inserted in the middle of the proposed architecture to reduce the complexity and to increase the input dynamic range. It is fabricated on the basis of 0.35 /spl mu/m standard CMOS technology. The effective chip area is 1310 /spl mu/m/spl times/1540 /spl mu/m, and shows a power consumption of 90 mW at 3.3 V supply voltage. Through simulation and measurements, it is verified that it shows the characteristics of 72 dB dynamic range and 50 ns pulse response.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
