Abstract
This paper presents a high throughput LDPC decoder architecture for DVB-S2, a second generation standard for European satellite digital video broadcasting system. DVB-S2 standard specifies higher order modulation and powerful FEC system based on LDPC codes concatenated with BCH code. DVB-S2 has been gradually replacing DVB-S for global satellite digital TVs, and many HDTV channels are served by DVB-S2 standard in Europe and Japan. The proposed decoder architecture clusters bitnodes and checknodes into groups by utilizing of periodic nature of parity check matrix. Each of these node groups are assigned to a functional modules which perform calculations required at bitnodes and checknodes. These functional modules exchange data through shared memory banks to maximize parallel accesses. Implementation of the proposed architecture exhibits the throughput of 277 Mbps, 9% improvements over previous architecture, while the area is reduced by as much as 52%.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
