Abstract
AbstractA stochastic flash analog‐to‐digital converter (SF‐ADC) utilizing device mismatch is designed using a 65‐nm CMOS process. Since the proposed SF‐ADC uses thresholds determined by the input‐referred comparator offsets, large input‐referred offsets are allowed. The quantization error and nonlinearity of SF‐ADC are demonstrated, and the input range is enlarged by using nonlinearity reduction technique. At 1.6 GS/s sampling, the designed ADC achieves 34.7‐dB SFDR and 29.0‐dB SNDR without any calibration circuits despite the large input‐referred offset of 102 mV. At this conversion speed, it consumes 134 mW with a 1.2‐V power supply. © 2012 Wiley Periodicals, Inc. Electron Comm Jpn, 96(1): 51–62, 2013; Published online in Wiley Online Library (wileyonlinelibrary.com). DOI 10.1002/ecj.11411
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
