Abstract

Design of a High-Performance Iterative Barrett Modular Multiplier for Crypto Systems

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Similar Papers

Paper Title
Journal
Date
Author
Massively parallel modular exponentiation method and its implementation in software and hardware for high-performance cryptographic systems
M Santana ... N Nedjah
IET Computers & Digital Techniques | VOL. 6
M Santana, et. al.M Santana ... N Nedjah
01 Sep 2012
Efficient RSA Algorithm Designs and Analyses for Computer Security Applications
-
01 Mar 2008
Parallel Montgomery multipliers
...
-
, et. al. ...
27 Sep 2004
FPGA-based Design of a Large Moduli Multiplier for Public-Key Cryptographic Systems
Francis Wolff ... Kiamal Pekmestzi
-
Francis Wolff, et. al.Francis Wolff ... Kiamal Pekmestzi
01 Oct 2006
View more papers

More From: IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Paper Title
Journal
Date
Author
IEEE Transactions on Very Large Scale Integration (VLSI) Systems Publication Information
-
IEEE Transactions on Very Large Scale Integration (VLSI) Systems | VOL. -
--
01 Jun 2024
Table of Contents
-
IEEE Transactions on Very Large Scale Integration (VLSI) Systems | VOL. -
--
01 Jun 2024
IEEE Transactions on Very Large Scale Integration (VLSI) Systems Society Information
-
IEEE Transactions on Very Large Scale Integration (VLSI) Systems | VOL. -
--
01 Jun 2024
A 6.25-MHz 3.4-mW Single Clock DPWM Technique Using Matrix Shift Array
Venkata Naveen Kolakaluri ... Ralph Gerard B Sangalang
IEEE Transactions on Very Large Scale Integration (VLSI) Systems | VOL. 32
Venkata Naveen Kolakaluri, et. al.Venkata Naveen Kolakaluri ... Ralph Gerard B Sangalang
01 May 2024
View more papers