Abstract
A simple cost-effective hardware arbiter suitable for multi-microprocessor systems is described. The number of processors is not limited and any one can acquire mastership of the common bus on a priority basis. A daisychain configuration is used to minimize the required interconnection between processor modules and priority is allocated on a round-robin basis. In the realization described, the current bus master is given lowest priority so that it cannot ‘hog’ the bus by making repeated requests. Typical queueing performance of the system is described and metastability problems in flipflop-based arbiters are discussed.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
