Abstract
This paper presents the design and implementation of a bidirectional distributed amplifier (BDDA) in a 0.18-μm CMOS process. The performance of the BDDA is theoretically analyzed, and the optimum number of gain stages (nopt), maximum achievable power gain (GP), and circuit bandwidth are formulated. In addition, a new formula for proper choice of the number of DA stages (i.e., n) is offered where dc-power consumption of the circuit (Pdc) is also considered. This formula optimizes GP/Pdc, and it is preferred over the conventional nopt formula. To validate the theoretical analyses, a 2-12-GHz BDDA with high output 1-dB compression point of +16 dBm and small-signal gain of 10 dB is fabricated. The BDDA chip occupies 1.89-mm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> die area, and its average measured noise figure and Pdc are 6.8 dB and 0.38 W in the high-power mode and 6.5 dB and 0.13 W in the low-power mode, respectively.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Microwave Theory and Techniques
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
