Abstract
An 8 bit 1GHz interpolating flash ADC was designed with 0.18um CMOS technology, which was composed of band gap voltage reference, resistance divided network, preamplifier, interpolating resistance structure, high speed latched comparator, bubble code elimination circuit, and encoder circuit. The ADC was simulated at power voltage of 1.8V and sampling frequency of 1GHz, the results showed that the value of the INL and DNL were 0.35LSB and 0.2LSB respectively, SNR was 44.3dB, SNDR was 41.6dB, SFDR was 54.35dB, ENOB was 7.1bit, power consumption was 234mW, and the layout area was 2.36mm2.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: DEStech Transactions on Materials Science and Engineering
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
