Abstract

A new 2×VDD-tolerant input/output (I/O) buffer with process, voltage, and temperature (PVT) compensation is proposed and verified in a 90-nm CMOS process. Consisting of the dynamic source bias and gate controlled technique, the proposed mixed-voltage I/O buffer realized by only 1 xVDD devices can successfully transmit and receive 2×VDD signal. Utilizing this technique with only 1 xVDD devices, the digital logic gates are also modified to have 2 xVDD-tolerant capability. With 2 VDD-tolerant logic gates, the PVT variation detector has been implemented to detect PVT variations from 2×VDD signal and provide compensation control to the 2×VDD-tolerant I/O buffer without suffering the gate-oxide overstress issue.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.