Abstract
Abstract A guideline for compelling issues such as power dissipation, delay time, and chip area consumption in the modern digital-circuit design is proposed. The guideline incorporates a new concept of normalized power-delay-and-area product (N-PDAP). The validity of the concept has been proved in comparison with that of the conventional PDP concept in several behavioral blocks by HSPICE simulations. The results has been adopted to a digital delta–sigma modulator and successfully verified.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
