Abstract

Design guidelines for the resonant reset forward topology are proposed. These guidelines intend to optimize the design when this topology is running at constant frequency and self-driven synchronous rectification is used. In applications of very low output voltage (1.5 V or less) and a wide input voltage range, it is very difficult to optimize the design and therefore these guidelines can be specially useful.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.