Abstract
The need often arises in digital systems for a fast multi-input adder capable of adding together n distinct serial binary numbers. The normal design method is to employ a parallel-series configuration of 2-input synchronous adders. It is shown how the overall speed of a multi-input adder may be enhanced using a 3-input adder stage. A circuit is described using cascaded 2- and 3-input synchronous adders, which may be clocked at 100 ns allowing the addition of six 10-bit binary numbers in lµs.
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
