Abstract
Technology issues and circuit choices are addressed and the tradeoffs between density and performance are discussed. It is concluded that device density is of key importance to the overall circuit design of a programmable logic array (PLA). A very dense PLA can be designed with its decoder implemented using merged transistor logic circuits and array crosspoints using butted-emitter transistor layout.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callSimilar Papers
More From: IEEE Journal of Solid-State Circuits
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
