Abstract

The paper represents a design procedure of basic two stage CMOS operational amplifier using Miller compensation technique. The LtSpice simulation tool is used to present system result at low capacitive load with different characteristics. The Miller capacitor creates an undesirable right-half-plane (RHP) zero due a non inverting feedforward signal path is induced in the input of the second stage towards its output, which can be eliminated by using voltage buffer. My work shows the two stage amplifier with Miller compensation techniques, simulated using LtSpice simulation tool for 180, 130 and 90 nm CMOS technology process. When a 10-pF capacitive load is drive, the amplifier achieves voltage gain approximate 20 % more with exactly double gain bandwidth (GBW) which shows phase margin of 44.8°, 49.06°, and 53.70°, slew rate of 44.48, 10.29, and 9.77 V/µs, with dissipating power value of 830 μW at 2.5 V, 504.06 μW at 1.5 V, 486 µW at 1.2 V supply voltage for 180 nm, 130 nm, 90 nm CMOS technology, respectively.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.