Abstract
The logical sequential element — RS trigger with spacing transistor groups (STG RS trigger) — was designed and TCAD simulated on the bulk 65-nm CMOS design rule. The effect of single-event upsets under impacts of single nuclear particles on this CMOS logical element was minimized by dividing the transistors of the RS trigger into two special double groups and spacing in between these groups. The topologies of logical elements with interleaving groups of the adjacent RS triggers were designed for the 65-nm CMOS translation lookaside buffers.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
