Abstract
In this paper, current starved voltage controlled oscillators (CSVCO) using CMOS 180 nm technology are designed and their performances are evaluated. Then, a comparative study of different topologies of CSVCO like five-stage and seven-stage CSVCO is performed on the basis of power consumption, phase noise, center frequency, and tuning range. The simulation results reveal the better performance of the proposed design as compared to existing current starved VCO in terms of phase noise and power consumption.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
