Abstract
Compact K-Band CMOS baluns are designed, fabricated and characterized in a 130nm CMOS technology. These baluns include a tunable active balun, a L-C lumped element balun, and two asymmetric planar transformer baluns. The detailed design processes are presented, including the topology selection, the transistor, inductor and transformer sizing, and the layout considerations. These topologies are compared in various aspects such as insertion loss, phase and amplitude imbalance, bandwidth, chip area, power consumption, and the di-culty to design and integration. An impedance tuning approach is implemented to chose the proper balun topology and to simply the balun integration. The baluns are on-wafer characterized and the measurement results compare the state-of-the-art realizations.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
