Abstract
There is usually no EEPROM in MCU, and EEPROM inside the SFP56 optical module is usually implemented by MCU and EEPROM chip, which not only increases the cost but also occupies the PCB area. To solve the above problems, I2C peripheral, FLASH, and RAM are used to implement the simulated EEPROM. Aiming at the difference between EEPROM and FLASH, a RAM + FLASH method is proposed to implement the simulated EEPROM. The results show that the simulated EEPROM can meet the writing and reading byte time of the EEPROM stipulated by the SFF-8431 protocol. The simulated EEPROM not only saves PCB area but also reduces SFP56 optical module cost.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callSimilar Papers
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
