Abstract
Based on the requirements of integrating multiple cryptographic algorithm IP cores into secure SoC, after analyzing the existing design of interface circuit, an interface circuit of the multiple cryptographic algorithm IP core is designed and implemented in this paper. Using the bridge technology, it achieves the dynamic reconfiguration of three cryptographic algorithm IP cores—AES, ECC and SHA1 tied to one dual-port RAM, as well as interconnection with the MCU. It not only effectively solves the inconsistent of the operation frequency and the interface data width of the multiple cryptographic algorithm IP cores, but also increases interior resource utilization rate of secure SoC and cryptographic service speed, obtaining excellent cost performance.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
