Design and Implementation of High-Speed Real-Time Communication Architecture for PC-Based Motion Control System

Abstract

AbstractTo enhance the efficiency and stability of real-time data acquisition and transmission in motion control process, a high-speed real-time communication architecture based on FPGA and DSP is developed in this paper. The direct-memory-access (DMA) control module initiates DMA transfers over the peripheral-component-interconnect (PCI) bus. After that, two first-in-first-out (FIFO) buffers work as caches and convert data widths between the PCI bus and the local bus. Consequently, the data caches can be accessed by DSP over the local bus under DMA mode. The size of data transferred each time is able to be adjusted according to the application requirements. Experiments are carried out to demonstrate that the proposed communication architecture is capable of achieving high speed and stability in data communication with low consumption of compute resources.KeywordsDMA transferPCI bus interfacedual-clock FIFOdata communicationmotion controller