Abstract
In this paper, two low power and high speed array multipliers have been proposed. The proposed multiplier-1 provides approximately 24% reduction in power consumption and 56% reduction in delay as compared with those of conventional array multiplier. The proposed multiplier-2 is based on new hybrid adder which provides approximately 17% reduction in power consumption and 5% reduction in delay. All designs proposed in this paper have been implemented using UMC 0.18μm CMOS technology. The implementation results show that all new designs have superior performance (reduction in the propagation delay and power consumption) compared to previously proposed designs.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
