Abstract
The SoC design is a tendency which the navigation and positioning receiver circuit design, its key technologies, including bus architecture technology, IP core design and multiplexing, in which the correlator IP core design and reuse is crucial for navigation and positioning receiver. This paper describes the operating principles and structures of the SoC bus architecture and navigation-positioning correlator, and the various modules of the correlator and the Galileo/GPS navigation signal are analyzed; On this basis, to design Galileo/GPS dual-mode correlator IP core using SoC-based IP core design method, and to simulate and analyse, it can be easily applied to the navigation and positioning receiver baseband SoC design.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
