Abstract

Design and Implementation of a Sequential Polynomial Basis Multiplier over GF(2m)

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Similar Papers

Paper Title
Journal
Date
Author
Design, Implementation and Comparative Analysis of Different 8-Bit Multipliers Based on Power, Delay and Hardware Utilization
...
-
, et. al. ...
21 Jan 2021
A Novel and High Performance Implementation of 8x8 Multiplier based on Vedic Mathematics using 90nm Hybrid PTL /CMOS Logic
Ankit Jindal ... Sahil Saroha
International Journal of Computer Applications | VOL. 69
Ankit Jindal, et. al.Ankit Jindal ... Sahil Saroha
31 May 2013
Efficient FPGA Implementation of Binary Field Multipliers Based on Irreducible Trinomials
Jose L Imana
-
Jose L ImanaJose L Imana
01 Apr 2018
A novel approach to the design and hardware implementation of high-speed digit-serial modified-Booth digital multipliers
V.M Rao ... B Nowrouzian
-
V.M Rao, et. al.V.M Rao ... B Nowrouzian
09 Jun 1997
View more papers

More From: The KSII Transactions on Internet and Information Systems

Paper Title
Journal
Date
Author
Evaluation of Problems in Tourism Systems and Their Evolutionary Status Based on Self-Organization Theory
-
The KSII Transactions on Internet and Information Systems | VOL. -
--
30 Jun 2024
Impact of Moral Intensity on Moral Behavior in the context of Artificial Intelligence: The Mediating Role of Technology Moral Sense
-
The KSII Transactions on Internet and Information Systems | VOL. 18
--
30 Jun 2024
Clustering-Based Federated Learning for Enhancing Data Privacy in Internet of Vehicles
-
The KSII Transactions on Internet and Information Systems | VOL. -
--
30 Jun 2024
AI-Enabled Business Models and Innovations: A Systematic Literature Review
-
The KSII Transactions on Internet and Information Systems | VOL. 18
--
30 Jun 2024
View more papers