Abstract
In this paper, we present the design and implementation of a reconfigurable finite impulse response (FIR) filter for adaptive systems with online fault detection mechanism. An area efficient data path with online fault detection mechanism depending on nature of operands is used to model the FIR filter and is based on the concept of divide and conquers approach. An online fault detection mechanism is introduced by utilising the feature of duplication with comparison where the same calculation is performed twice and the outputs are compared to identify errors. The design is modelled using Verilog HDL, simulated and synthesised using Xilinx ISE 14.2. The design is also modelled using Leonardo spectrum to show the area efficiency of the proposed data path. The design is evaluated using PlanAhead 14.2 on ML 505 development board with Virtex 5 (XC5VLX110T-1FF1136) FPGA which supports partial reconfiguration.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: International Journal of Computational Systems Engineering
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
